

# Verilog HDL



Default Session: mux.v - Kate root@slax.example.net: /r GTKWave - fifo.vcd

File Edit Document View Bookmarks Tools Sessions Settings Window Help

module MUX (TIME\_DATA, ALARM\_DATA, SHOW\_A, DISPLAY);  
input [3:0] TIME\_DATA, ALARM\_DATA;  
input SHOW\_A;  
output [3:0] DISPLAY;  
reg [3:0] DISPLAY;  
  
// DISP\_MUX procedure  
always @(TIME\_DATA or ALARM\_DATA or SHOW\_A)  
begin : DISP\_MUX  
if (SHOW\_A == 1'b1)  
DISPLAY = ALARM\_DATA;  
else  
DISPLAY = TIME\_DATA;  
end  
endmodule

Line: 1 Col: 1 INS NORM mux.v

550 0 26  
570 0 27  
590 0 28  
610 0 29  
630 0 30  
650 0 31  
650 0 1 0  
750 255 0 0  
770 254 0 0  
790 253 0 0  
810 252 0 0

\*\* VVP Stop(0) \*\*  
\*\* Current simulation time is 82000 ticks.  
> finish  
\*\* Continue \*\*  
root@slax:~/sample\_projects/verilog\_samples/fifo\_sample # ls  
fifo.v fifo.vcd sim tb\_fifo.v  
root@slax:~/sample\_projects/verilog\_samples/fifo\_sample #

root@slax:~/sample\_projects/verilog\_samples #  
root@slax:~/sample\_projects/verilog\_samples # cd fifo\_sample/  
root@slax:~/sample\_projects/verilog\_samples/fifo\_sample # ls  
fifo.v fifo.vcd sim tb\_fifo.v  
root@slax:~/sample\_projects/verilog\_samples/fifo\_sample # gtkwave fi  
fifo.v fifo.vcd  
root@slax:~/sample\_projects/verilog\_samples/fifo\_sample # gtkwave fifo.vcd &  
[1] 6108  
root@slax:~/sample\_projects/verilog\_samples/fifo\_sample #  
GTKWave Analyzer v3.1.13 (w)1999-2008 BSI

[0] start time.  
[810000] end time.  
root@slax:~/sample\_projects/verilog\_samples/fifo\_sample #

GTKWave - fifo.vcd

File Edit Search Time Markers View Help

From: 0 sec To: 810 ns Marker: -- | Cursor: 3 ns

Signals

Time

clock  
data\_in[7:0]  
data\_out[7:0]  
f\_empty  
f\_full  
i[31:0]  
rd\_en  
rd\_ptr[4:0]  
reset  
wr\_en  
wr\_ptr[4:0]

Waves

0 100 ns 200 ns 300 ns 400 ns 500 ns 600 ns

00 + + FD + + FA + + F7 + + F5 + + F2 + + EF + + EC + + E9 + + E7 + +

00

00000020

00

00 + + 02 + + 05 + + 08 + + 0B + + 0D + + 10 + + 13 + + 16 + + 19 + + 1B

# Verilog Hardware Description Language

**Textual** modelling language (logisim is visual)


System Under Study **modelling** at **different levels of abstraction**:

- Behavioural
- Register-Transfer Level (RTL)
- Structural/Gate Level (logisim's level)

**Simulation** (SUS + **testbench** using behavioural description)

**Synthesis** (for FPGA for example):

- Logic synthesis (higher to lower level)
- Partitioning and mapping to primitive elements
- Element placement
- Wire routing



# Verilog

Hardware Description Language

Verilog vs. VHDL

VHSIC (Very High Speed Integrated Circuit)  
Hardware Description Language

Hardware description IS NOT programming!