



Track Reconstruction Algorithms for High Energy Physics on Many-Core Systems

Udo Kebschull Ivan Kisel

Kirchhoff Institute for Physics
Computer Engineering in Physics (TIP)
University Heidelberg, Germany
Phone: +49 6221 54 9800
Fax: +49 6221 54 9809
Email: udo@kebschull.org
WWW: www.ti.uni-hd.de


24. April 2009

Agenda


- High Energy Physics Experiments
 - ALICE Experiment @ CERN
 - CBM @ FAIR/GSI
- Tracking Algorithms
 - Track Finding: Cellular Automaton
 - Track Fitting: Kalman Filter
- Multi- and Many- Core Architectures
- Results
- Conclusions

High Energy Physics Experiments

Large Hadron Collider at CERN




Let's go backwards to the Big Bang




- Why ?
 - Observe the strong interaction in action
 - How do elementary particles interact?
 - How did the interaction give rise to the composite particles which constitute the universe?

The ALICE Experiment




ALICE Detector



CBM Experiment @ FAIR/GSI, Darmstadt



CBM Data Flow: Online Processing




CBM Data Flow: Offline Processing




Tracking Algorithms

From Raw Data to Tracks


Track Re-assembly (Transition Radiation Detector)



ALICE Online Event Display




CBM: Simulated Tracks




Strip Sensors

How to detect particles




Back side





Front side

Strip Sensor




Sensor Dimension
Size 6x6 cm
Pitch 58 μ m, 1024 lines

STS Detector




[J. M. Heuser, GSI]


Track Finding Basic Principle



Track Finding





Track Finding




Track finding problem:
How to separate valid from ghost hits?

Track Finding




Track finding challenge:


- Find corresponding hits on adjacent layers
- Time information





Track Finding Algorithm




Kalman Filter for Track Fit



Kalman Filter for Track Fit




Kalman Filter for Track Fit



Multi- and Many-Core Architectures

Multi- / Many-Core HPC


- High performance computing (HPC)
- Highest clock rate is reached
- Performance/power optimization
- Heterogeneous systems of many (>8) cores
- Similar programming languages (OpenCL, Ct and CUDA)
- We need a uniform approach to all CPU/GPU families




- On-line event selection
- Mathematical and computational optimization
- SIMDization of the algorithm (from scalars to vectors)
- MIMDization (multi-threads, many-cores)
- Optimize the STS geometry (strips, sector navigation)
- Smooth magnetic field

Cores and Threads

CPU of your laptop in 2015



CPU architecture in 2009



CPU architecture in 2000



CPU architecture in 19XX




2 Threads per Process per CPU

1 Process per CPU

SIMD Width



SIMD = Single Instruction Multiple Data
 SIMD uses vector registers
 SIMD exploits data-level parallelism




Scalar double precision (64 bits)



Faster or Slower ?

Vector (SIMD) double precision (128 bits)



2 or 1/2

Vector (SIMD) single precision (128 bits)



4 or 1/4

Intel AVX (2010) vector single precision (256 bits)




8 or 1/8

Intel LRB (2010) vector single precision (512 bits)




16 or 1/16

Intel Polaris: 80 Cores



ComputerBase.de




ComputerBase.de

3.16 GHz, 0.95 Volt, 62 Watt -> 1.01 Teraflops

NVIDIA GeForce GTX 280


- NVIDIA GT200 GeForce GTX 280 1024MB.
- 933 GFlops single precision (240 FPUs).
- 236 Watts
- finally double precision support, but only ~ 90 GFlops (8 core Xeon ~80 Gflops).
- Currently under investigation:
 - Tracking
 - Linpack
 - Image Processing



CUDA (Compute Unified Device Architecture)

Sebastian Kalcher


General Purpose Graphic Processing Units vs. CPU



GT200 = GeForce GTX 280 G71 = GeForce 7900 GTX NV35 = GeForce FX 5950 Ultra
 G92 = GeForce 9800 GTX G70 = GeForce 7800 GTX NV30 = GeForce FX 5800
 G80 = GeForce 8800 GTX NV40 = GeForce 6800 Ultra

Source: NVIDIA

CPU/GPU Programming Frameworks



• Cg, OpenGL Shading Language, Direct X

- Designed to write shaders
- Require problem to be expressed graphically

• AMD Brook

- Pure stream computing
- No hardware specific

• AMD CAL (Compute Abstraction Layer)

- Generic usage of hardware on assembler level

• NVIDIA CUDA (Compute Unified Device Architecture)

- Defines hardware platform
- Generic programming
- Extension to the C language
- Explicit memory management
- Programming on thread level


• Intel Ct (C for throughput)

- Extension to the C language
- Intel CPU/GPU specific
- SIMD exploitation for automatic parallelism

• OpenCL (Open Computing Language)

- Open standard for generic programming
- Extension to the C language
- Supposed to work on any hardware
- Usage of specific hardware capabilities by extensions

Intel Larrabee: 32 Cores




Larrabee will differ from other discrete GPUs currently on the market such as the GeForce 200 Series and the Radeon 4000 series in three major ways:

- use the x86 instruction set with Larrabee-specific extensions;
- feature cache coherency across all its cores;
- include very little specialized graphics hardware.

The x86 processor cores in Larrabee will be different in several ways from the cores in current Intel CPUs such as the Core 2 Duo:

- LRB's x86 cores will be based on the much simpler Pentium design;
- each core contains a 512-bit vector processing unit, able to process 16 single precision floating point numbers at a time;
- LRB includes one fixed-function graphics hardware unit;
- LRB has a 1024-bit (512-bit each way) ring bus for communication between cores and to memory;
- LRB includes explicit cache control instructions;
- each core supports 4-way simultaneous multithreading, with 4 copies of each processor register.

CELL Architecture




CELL Facts

- **Power Processor Element**
 - General Purpose 64-bit RISC (PPC AS 2.0)
 - 2-Way Hardware Multithread
 - L1: Inst 32 KB, Data 32 KB
 - L2: 512 KB
 - Coherent Load/Store
 - 3.2 GHz
- **External Interconnects:**
 - 25.6 GB/s memory interface
 - 2 configurable I/O interfaces
 - Coherent interface (SMP)
 - Standard I/O (I/O & graphics)
 - Total bandwidth
 - 35 GB/s out
 - 25 GB/s in
- **Memory management and Mapping**
 - SPE local store aliased into PPE system memory
 - MFC/MMU controls DMA access
 - Hardware or software TLB management
 - SPE DMA access protected by MMU
- **Synergistic Processor Elements (SPE):**
 - 8 per chip
 - 128 bit wide SIMD units
 - Integer and floating point (single precision)
 - 256 KB local store
 - Up to 25.8 GF/s per SPE
 - 200 GF/s total
- **Internal interconnect**
 - Coherent ring structure
 - 300+ GB/s total internal bandwidth
 - DMA control to/from SPEs supports > 100 outstanding memory requests
- **Sony PlayStation-3 -> cheap**
- **32 (8x4) times faster !**



Enhanced Cell with Double Precision

Cell Broadband Engine™ Architecture (CBEA) Technology Competitive Roadmap




- **128 (32x4) times faster !**
- **future: 512 (32x16) ?**

Porting Algorithms to CELL

Approach:


- Universality (any multi-core architecture)
- Vectorization (SIMDization)
- Run SPEs independently (one collision per SPE)




Use headers to overload +, -, *, / operators --> the source code is unchanged !

Data Types:

- Scalar double
- Scalar float
- Pseudo-vector (array)
- Vector (4 float)



$vc = \text{vec_add}(va, vb)$



Platform:

SSE2

1. Linux
2. Virtual machine:
 - ✓ Red Hat (Fedora Core 4)
 - ✓ Cell Simulator: PPE, SPE
3. Cell Blade

SSE2

Virtual machine:
 ✓ Red Hat (Fedora Core 4)
 ✓ Cell Simulator: PPE, SPE

ACTIVEc


Specialized SIMD

Track
 |Tr|Tr|Tr|Tr|

Approximation of Magnetic Field

Problem:


- Full reconstruction must work within 256 kB of the Local Store.
- The magnetic field map is too large for that (70 MB).
- A position (x,y), to which the track is propagated, is unknown in advance.
- Therefore, access to the magnetic field map is a blocking process.




Solution:

1. Use a polynomial approximation (4-th order) of the field in XY planes of the stations.
2. Assuming a parabolic behavior of the field between stations calculate the magnetic field along the track based on 3 consecutive measurements.

P₄ Approximation






Difference




Results

Track Finder: Single Core CPU



CPU vs. GPU Performance



Kalman Filter Track Fit on Intel Xeon, AMD Opteron and Cell

Cell Intel P4

Stage	Description	Time/track	Speedup
1	Initial scalar version	12 ms	-
2	Approximation of the magnetic field	240 μ s	50
3	Optimization of the algorithm	7.2 μ s	35
4	Vectorization	1.6 μ s	4.5
5	Porting to SPE	1.1 μ s	1.5
	Parallelization on 16 SPEs	0.1 μ s	10
	Final simdized version	0.1 μ s	120000

7800 faster!

- 2 Intel Xeon Processors with Hyper-Threading enabled and 512 kB cache at 2.66 GHz;
- 2 Dual Core AMD Opteron Processors 265 with 1024 kB cache at 1.8 GHz;
- 2 Cell Broadband Engines with 256 kB local store at 2.4G Hz.

Available online at www.sciencedirect.com
 ScienceDirect
 Computer Physics Communications 178 (2006) 1742–1810

ELSEVIER

Computer Physics Communications
 Communications
www.elsevier.com/locate/cpc

Fast SIMDized Kalman filter based track fit
 S. Goubunov^{a,b}, U. Kebschull^a, I. Kisel^{b,c,d}, V. Lindenstruth^a, W.F.J. Müller^a


^a *Experimentelle Hochenergiephysik am DESY, 22607 Hamburg, Germany*
^b *Karlsruhe Institute for Physics, University of Karlsruhe, 76120 Karlsruhe, Germany*
^c *Leibniz Universität Hannover, 30559 Hannover, Germany*
^d *Physikalisches Institut der Universität Bonn, 53115 Bonn, Germany*

Received 17 February 2005; revised 10 October 2005; accepted 4 October 2005
 Available online 15 October 2005

Abstract
 Modern high energy physics experiments have to process statistics of event data produced in specific conditions. The core of many data reconstruction algorithms in high energy physics is the Kalman filter. Therefore, the need of Kalman filter based algorithms is of crucial importance for the data reconstruction. In this paper we describe the development of a fast SIMDized Kalman filter based track fitting algorithm. The algorithm is parallelized for the initial selection of events which carry signals of interesting physics. The algorithm is implemented on different architectures, in particular on Intel Xeon, AMD Opteron and Cell Broadband Engines. The algorithm is optimized for the Cell Broadband Engine architecture. The algorithm is parallelized on 16 SPEs in one register and is optimized on all of them, thus achieving more operations per clock cycle. The novel Cell processor extends the parallelization further by combining a general purpose PowerPC processor core with eight streamlined processing elements which greatly improve the performance. In the investigation described here, after a significant memory optimization and a comprehensive numerical analysis, the Kalman filter based track fitting algorithm is ported to the Cell Broadband Engine architecture. The algorithm is optimized for the Cell Broadband Engine architecture with respect to any CPU friendly need for data reconstruction. The algorithm is implemented on the Cell Broadband Engine architecture. Finally, we compare performance of the tracking algorithm running on these different CPU architectures: Intel Xeon, AMD Opteron and Cell Broadband Engine.

Keywords: High energy physics; CPU architecture; Data reconstruction; Track fit; Kalman filter; SIMD instruction set; Cell Broadband Engine

Kalman Filter Track Fit on Intel Xeon, AMD Opteron and Cell



lxg1411@GSI
eh102@KIP
blade11bc4 @IBM


Kalman Filter for NVIDIA with CUDA

- Compute intensive single precision algorithm
- Algorithmic code is common with I. Kisel's SSE and Cell implementation using only different operator overloading and setup coding.
- Performance:
 - Core CPU (SSE): ~.735 us / Track / Core
 - Nvidia GTX 280: ~.305 us / Track including PCIe Transfer
~.072 us / Track if data already on device
- Utilised Bandwidth:
 - ~2.53 GB/s over PCIe (Gen1) which is ~ 79% of one way peak
 - ~24 GB/s on Device
- Speed is still memory bound
- Used Optimizations: pinned host memory to allow DMA (~50% boost), memory access coalescing using explicit on chip cache (~50% boost for device code), used bools instead of bitmasks to ease optimization for compiler

Some Lessons We Learned

- Optimization of Algorithms has a huge potential
 - A factor of 100 – 10,000 can be achieved on a single core machine only by rewriting and optimizing the algorithm
- Don't relay on caches
 - Main memory accesses are incredibly slow
- New architectures need to address fast read and write operations
 - Remember Amdahl's law

Conclusion



- Think parallel ☺ !
- Parallelizable algorithms
- Use SIMD units in the nearest future (many-cores, TF/s, ...)
- Use single-precision floating point if possible
- In critical parts use double precision if necessary
- Avoid accessing main memory, no maps, no look-up-tables
- New parallel languages appear: OpenCL, Ct, CUDA, ...
- Keep portability of the code (Intel, AMD, Cell, GPGPU, ...)
- Try the auto-vectorization option of the compilers