

# DRPHEU




Multi-purpOse dynamically Reconfigurable Platform for intensive HEterogenoUs proceSsing

This project increases performance, flexibility and time to market of embedded systems thanks to an heterogeneous dynamically reconfigurable architecture and an associated software-like development toolflow.

HARDWARE

Different to other approaches, the MORPHEUS platform architecture addresses high performance reconfigurable computing for general purpose applications. The heterogeneous reconfigurable engines (HREs) support the different flavours of reconfigurable computing, which are implemented as coarse, mid, and fine grain reconfigurable architectures. The hardwareplatform consists of the following devices.



- General Purpose Processor (ARM926)
- Embedded FPGA (Abound Logic FlexEOS)

The PiCoGA is a medium-grained reconfij oriented ALUs and 4-bit LUTs. The ar instruction level parallelelism, which can l a C-subset language called Griffy-C.

### PACT XPP Array


### - Network-on-Chip

# Hardware Services

Each component has ist own development environment. The developer will be supported by combining the existing and extended tools to form an integrated toolchain.

- Existing c-code can be used as input.
- Developer identifies kernels Control Data Flow Graph extracted from kernel

- Data Flow between kernels captured in schema
- Resulting CDFG implemented on reconfigurable engines Calls to kernel replaced by system calls



### Schema in Thales R&T Spear



# CDFG by Thales R&T Spear

# EDIF by Univ. of East Brittany Madeo+



## Abound Logic FlexEOS

c-code by developer



### Assembly code by TU Delft MolenCoSy



DEMO

The services made available by the hardware architecture as well as the techniques given by the developed tool flow can be applied whenever systems need to adapt to changing environments/requirements, especially when there are severe constraints upon cost/size/power of the computer hardware. Within this project, these scenarios are demonstrated by industrial applications from four domains.

# Professional video

Professional videu

Film grain noise reduction

Digital post production of HD-Video and especially digital film is one of Thomson's key business areas – both in terms of providing respective services to of film studies and manufacturing therequired equipment. Thomson is also the leading manufacturer of acquisition devices (i.e. data sources) for digital post production (commonly referred to as Digital intermediate or DI.) These are eliminer-limi-Scenners asonaning conventional film with resolutions of up to 40895x112 posts at faram rutes up to 7.5 frames/s for smaller resolutions with respectively higher frame ruteal or digital cameras with HD (1980h 1980) frame formess but full (4.44) RIGG along resolutions of Up to the pre-player or former shall resolve the control of the pre-player or the pre-player or the control of the pre-player or the pre-player or the control of the pre-player or the pre-player or the pre-player or the player or the pre-player or the pre-play

# - In-service reconfiguration of SoCs

# Broadband wireless access systems

IEEE 802. 16j draft PHY

The application targeted by ICDM is the emerging IEEE 802. 16j standard. The latest standard currently in force from the IEEE 802 15 family is 802. 16b, the basis for Mobile WMMX technology. This standard mandates the use of Orthogonal Frequency Division Multiple Access (IDFDMA) technology for the physical layer and provides all necessary support in the physical and MAC Digners for mobility management, such as network entry, handows, etc. The next standard, 802. 16j, currently in preparation, extends the concepts defined in . 16e by adding the possibility of multi-hop communication between mobile and base station.

# Information extraction from intelligent cameras

In a system targeted by TDSA is a general purpose (multi-applications) image processing system for vision her system targeted by TDSA is a general purpose (multi-applications) image processing system for vision that the processing systems is the following. Traditional implementation of an image processing algorithm consists in using a FPDS and hardwriving the algorithm in VHDI toot this FPCS. Such an approach is acceptable as far as only very simple image processing algorithms are considered. The typical example is a pre-processing algorithm for use in image up to a given processing algorithm for use in image up to a given processing algorithm for use in image up to a given the good of the system of

www.MORPHEUS-IST.org

























