I am a third year bachelor student at the University of Antwerp. This page is for my bachelor thesis, which is supervised by Prof. Hans Vangheluwe in MSDL (Modelling, Simulation and Design Lab).

Logisim to Verilog translation

Read more on my ongoing research here.