Verifying SysML/UML (Behavioural) Diagrams

Lucas Lima MSDL Summer workshop 01 September 2023

(Concurrent) System complexity concerns









Motivation

IN(SEMI)FORMAL MODELS

- Easy to learn and to create models
- Facilitates
 communication
- Property verification is limited and (usually) human-dependant



FORMAL MODELS

- Difficult to learn and manipulate
- Properties can be soundly verified
- Usually, supported by tools



Formal Methods

<u>Mathematical</u> <u>approaches</u> to software and system development which support the <u>rigorous</u> <u>specification</u>, <u>design</u> and <u>verification</u> of computer systems.





http://www.formal-methods.net/intro/

Model checking !!!

Program model



Proposal





- **CSP** Communicating Sequential Process
 - Initially proposed by Tony Hoare in 1978
 - It has been applied in industry as a tool for <u>specifying and verifying</u> the concurrent aspects of systems
 - Influenced the design several languages, like occam, Limbo, RaftLib, Erlang, Go, Crystal, and Clojure's core.async

Formal

Domain

Semantic



- CSP_M is its machine-readable dialect
- The Failures/Divergence Refinement (FDR) checker is the most well-known CSP tool









CSP at a glance





Verification - FDR

- FDR Failures-Divergence Refinement
- User interface
 - animation
 - type checking
 - verification of properties like deadlock, divergence, determinism and refinement
- API
 - Java, Python and C++
 - Only works if executed from the FDR installation folder





Verification - FDR



MSDL

Verification - FDR

- Properties are checked using assertions
- Given that MODEL is the CSP process translated from an Activity
- Deadlock
 - assert MODEL : [deadlock free]
- Determinism
 - assert MODEL :[deterministic]
- In case a deadlock or nondeterminism is found, FDR returns a trace of events that leads to the issue



Application 1

Checking Sequence Diagram Refinement

https://link.springer.com/chapter/10.1007/978-3-319-49815-7_14



Concern





Refinement Notions

Strict Increment Refinement - Example
 Abstract Model



Refined Model



MSDL

Refinement Notions

Weak Increment Refinement - Example
 Abstract Model

Refined Model





Overview on the CSP sequence diagram semantics





Overview on the CSP sequence diagram semantics



endInteraction → SKIP

Tool Support





Tool Support

20



- Plug-in of the Astah Modeling Tool
- It requires the FDR3 tool



Strict Increment Refinement

Abstract Model



Refined Model

Strict Increment Refinement





Weak Increment Refinement
 Abstract Model



Refined Model



L

Weak Increment Refinement
 Abstract Model

Refined Model





Application 2

Verifying Deadlock and Nondeterminism in Activity Diagrams

https://ieeexplore.ieee.org/document/8904590

https://www.sciencedirect.com/science/article/abs/pii/S0 167642320301064



Current concerns



the system can't make any progress, because each process is waiting for communication with others.

It can happen for instance due to competition for resources

remains one of the most common and feared issues in concurrent systems.



Current concerns

even for the same input, the system can exhibit different behaviors on different runs

Unpredictability

Cannot be tackled with standard verification approaches like testing

Nondeterminism





Overview on the CSP activity diagram semantics





Overview on the CSP activity diagram semantics



MSDL

Traceability

- Mechanism to show the results in terms of UML/SysML
- Avoid any contact with formalism (CSP)
- Events need to allow traceability
 - Unique Identifiers
 - Table describing mappings
- When a counterexample is returned be FDR:
 - Create a copy of the activity
 - Highlight the path to the problem traversing the trace given by the counterexample



Traceability







Activity Property Verifier (APV) Architecture





APV Architecture

- Adapters to support different environments/tools
- Common Activity Interface isolate the formal semantics (CSP Parser)
- Traceability module maps counterexample trace to activity identifiers
- FDR Bridge manages communication with FDR





Astah - [/Users/albertins/Desktop/Demo/Deadlockcloud/deadlockCloud.asta] (*) ■登園・りご 乳乳乳ワ・チャット間 可・出・ポッム・ス・カブ・ホー deadlockCloud#13/09/2019-16:52:01 Inheritance • e e gadiockCloud#13/09/2019-16:52:0. £ k [- ● - - - - ● ⊗ → ≫ ★ • ¥ • v D deadlockCloud DeadlockCounterExample deadlockCloud#13/09/2019 act deadlockCloud#13/09/2019-16:52:01 R deadlockCloud Мар ase Activity Hyperlink C lamespace DeadlockCounterExample 100% Close Translating diagram to CSP.. Checking for deadlock... Creating counterexamples... Finished Deadlock detected in deadlockCloud

Tool demonstration



OpenMBEE Module Overview



MSDL

Application 3

Verifying Deadlock and Nondeterminism in State Machines



Overview on the CSP state machine diagram semantics





Overview on the CSP state machine diagram semantics





Overview on the CSP state machine diagram semantics







When a counterexample is detected



When a counterexample is detected



When a counterexample is detected



Application 4

Visual Specification of Properties for Robotic Designs

https://link.springer.com/chapter/10.1007/978-3-030-92137-8_3



RoboStar Project





Introduction Introduction Introduction Intreduction Introduction	importention	importe	Obstaclel	Movement	O move(ly; real, av; real) [terminates]
ú\$\$ \$Movement		importa	∮ obstacle	O move(lv: real, av: real)	
					I
Movementi Obstacle TL:r: real Obstacle Obstaclel Obstacle Obstaclel Image: state of strate of	obstacle ing obstacle Turning e(ty, 0) Obstacle CFootBot	62 SMovement			≪\$Movement
Thr. real obstacle Obstaclel obstacle Obstaclel obstacle	obstacle obstac	Movement!			Movementi Obstacial
Tax: real obstacle Obstacle obstacle Image: state of the state	ing obstacle Turning e(ly, 0) Obstacle CFootBot	πlv: real		obstacle	Obstacler
C Obstacle Oostacle Oostacle Oostacle Oostacle SMove	ing obstacle Turning e(ly, 0) Obstacle CFootBot	2017 5000			
S ref stm_ SMove	Ing obstacle Turning e(ly, 0) CFootBot	No av. real			
State State	ing obstacle Turning e(ly, 0) CFootBot	(i) Obstaclel			obstacle
	ing obstacle Turning e(ly, 0) OcFootBot	() Obstaclel			obstacle
	Ing obstacle Turning e(ty, 0) entry move(0, av) © CFootBot	 Obstaclel 			obstacle obstacle
V	Ing obstacle Turning e(ty, 0) entry move(0, av) © CFootBot	Obstaclel			obstacle constacle constac
	ing obstacle Turning e(ty, 0) ************************************	Obstaclel			obstacleobstacleobstacleobstacle
Moving During	Obstacle ostacle CFootBot	© Obstaclel			obstacleobstacle stim_ref0 SMovemen
obstacle entry move(0, ev) © CFootBot	e(iv, 0) entry more(o, av/	© Obstaclel		Turning	obstacle costacle costacle stm_ref0
entry move(iv, 0)		© Obstaclel	obstacle	Turning	obstacle
		Obstaclel Moving entry move(iv, 0)	obstacle e	Turning intry move(0, av)	obstacle
		Moving entry move(lv, 0)	obstacle	Turning intry move(0, av)	obstacle
Ö FootBot	B FootBot	Moving entry move(iv, 0)	obstacle e	Turning entry move(0, av)	obstacle

RoboTool



Verifying properties using RoboChart





Our approach





DSL to specify properties based on UML activity diagrams





Activity Nodes

Abstraction patterns

...with a formal semantics defined in CSP



Solar Panel Vacuum Cleaner







Counterexample as Sequence Diagram

FDR is called in the background

Property [T= RoboChart

The counterexample is presented as a sequence diagram





Application 5

Safe and constructive design with UML components

https://link.springer.com/chapter/10.1007/978-3-030-03044-5_15



Motivation

- Component Based Software Development (CBSD):
 - a widely disseminated paradigm
 - focus on component design and integration
 - modelling and design in UML or other graphical notations
- Existing approaches to verification:
 - typically uses formal notation
 - no traceability to the modelling notation
 - perform a posteriori verification: often costly and infeasible



BRIC in a nutshell

Ctr = <B,R,I,C>

B : Behaviour (CSP Process) R: Channel <-> Interface (relationship) I: Set of interfaces (datatype) C: Communication channels (channels)





https://repositorio.ufpe.br/bitstream/123456789/2073/1/ arquivo6881_1.pdf

Leveraging BRIC to UML





Overview



Contributions

UML component Model



Formal Semantics

Rule 14. Function Main Process mainProcess(c : Component) : CSPProcess =

c.name(id (STM_c.n	Rule 2. Function bricContract bricContract(c : AbstractComponent) : BricSignature =
{ setSync(c	(
memory_(<u>c.name</u> (id), relation(c),
	interface(c), communicationChannel(c)
) <u>[[c]]</u> c

Deadlock Analysis



Well-formedness conditions

context BasicComponentClass inv gtPortBC : self. ownedPort->size ()>=1

Verifications

File Help			
Harom to TR (17) (decksdprintadOverficescreteksasSOV944) metros Travai International Consector Concentration (L. 11) higher a Consector Administration (L. 11) higher a Consector (L. 11) higher and the sector (L. 11) Higher opp asser: fortil(decksdot free [10] Higher opp asser: fortil(decksdot free]	Assertion: ofork1:(div Finished: Pa ofork1:(dea Finished: Pa Finished: Pa Children (1 Construct Finished: Pa	S Ru ergen ssed dloci ssed //sitec // frie Constri	k f

Traceability





Conclusions







JVM



sd counterExample_SMovement_08-03-2022_11:06:51

SMovement

MSDL

£

Environment



Verifying SysML/UML (Behavioural) Diagrams

Lucas Lima MSDL Summer workshop 01 September 2023